Abstract -This paper describes a design and temporal analysis of a hardware-in-the-loop (HIL) simulation environment for testing a motor control unit (MCU). The design concepts and main characteristics including unavoidable time delays of each component module are described. From temporal analysis results according to the module integration method, an appropriate solution is proposed to fix and minimize time delays. In order to verify the effectiveness of the proposed solution, the HIL test results are compared with the results of experiments and an offline simulation.
Introduction
With increasing demand for environmentally friendlier and higher fuel economy vehicles, automotive companies are focusing on electric vehicles, hybrid electric vehicles, and fuel-cell electric vehicles. In developing these vehicles, key challenges include achieving high efficiency, ruggedness, small size, and low cost in the power converter and electrical machines, as well as in the associated electronics [1, 2] . Great emphasis has recently been placed on the efficiency and optimal utilization of permanent magnet motors for a variety of automotive applications, such as hybrid propulsion, electric power steering, braking, engine cooling fans, fuel/water pumps, air-conditioning compressors, and so on [3, 4] .
Such systems require motor control units (MCUs), which incorporate more complex control schemes such as high performance sensorless operation, fault tolerance, advanced diagnostics, and self-tuning capabilities [5] .The increasing complexity of the MCU has made efficient design and test environments indispensible. Engineers have found quantitative simulations to be a vital tool for designing and testing a variety of control functions. A hardware-in-the-loop (HIL) simulation is a kind of realtime simulation, and has been used to test controllers thoroughly, efficiently, and safely [6, 7] .
There are various approaches for HIL simulation of electric drives. These approaches can be mainly categorized according to two points of view, interface and model level [8, 9] .
According to the interface level between the controller and the HIL simulator, there are three approaches:
• Signal level [10, 11] • Electrical level [12, 13] • Mechanical level The signal level is very flexible, because it provides full access to modify the real-time model. However, the other levels are dependent on the power level and entail the same risks when testing using actual plants.
The two common approaches for modeling are [8, 9 ]:
• Oversampling model • Average-value (Mean-value) model. The oversampling model requires computation that is more than 10 times faster than the PWM period [9] . This allows for the simulation of high frequency ripples on the current waveform, which are caused by the PWM switching effects. Because of the higher execution rate, the oversampling model is computationally more intensive. A FPGA based model implementation is an appropriate solution to satisfy the requirement of fast execution time [8] . The FPGA requires conversion of a floating point model (generally used in offline simulation) into a fixed point model. This converting process makes it difficult to modify and add features of the model, e.g., the model implementation for fault simulation is very complicated.
On the average-value model, the average values of the PWM signals are sampled once per PWM period. The main advantage of the average value approach compared to the oversampling approach is reduced computational load. Therefore, the average value model is more useful for fast analysis of system level behaviors than for obtaining detailed switching effects. Also, this approach allows the use of the floating point model, which is used in offline simulations. Additionally, a low-cost configuration can be achieved [10] .
On the other hand, the average value approach has some delays depending on the integration method [9, 10] . A temporal analysis and design process are required to determine and minimize these delays. This paper describes the design and temporal analysis of the signal and average value level HIL simulation environment for testing the MCU. The main characteristics of each component module are described. From the temporal analysis results according to the module integration method, an appropriate solution is then proposed to fix or minimize the time delays. In order to verify the effectiveness of the proposed solution, the HIL simulation results are compared with experiments and offline simulation results. Fig. 1 shows a general PMSM control system that consists of a MCU, VSI (Voltage Source Inverter), PMSM, and sensors. Current transducers and a position sensor such as an incremental encoder are indispensible for fundamental PMSM vector control. The MCU samples the sensor signals and then the calculated results are outputted as low power PWM pulse signals to operate the VSI. According to the PWM signals of the MCU, the VSI converts the DC power source to 3-phase AC power for the PMSM. Fig. 2 shows the configuration of the signal level HIL simulator, which replaces the actual VSI and PMSM hardware as real-time models for testing functions of the MCU. The HIL simulator consists of I/O interface modules and a real-time processor. Detailed features of each component are described in the following subsections.
System Configuration

Motor Control Unit (MCU)
The modern MCUs run not only the basic vector control algorithm for high performance drives, but also perform additional advanced functions such as fault detection and tolerance, diagnostics, and so on. Digital signal processors (DSPs) are widely used as the main CPU (central processing unit) of MCUs because of the DSP's specific peripherals for electric drives [14, 15] . Fig. 3 describes the typical time sequence of sensing, computation, and the PWM output. From [14] and [15] , we can assume behaviors of the MCU as follows.
The vector control is computed every PWM period, which is typically in a range of 5 kHz to 20 kHz. Sampling of the current is done at the center of the PWM period to eliminate most of the harmonics caused by the PWM and to capture the average value of the current during the sampling time. The position information is also sampled with current at the same time by counting pulse signals of the incremental encoder. Using this sampled information, the MCU calculates the next duty cycle of each PWM signal. The calculated duty cycle is only updated at the reload time. 
PWM duty capture
The duty cycle is computed by taking the capturing relative time at each rising and falling edge of the PWM signal. Fig. 4 shows the center-aligned PWM signals fed to the VSI for the PMSM drives. Two PWM signals for the top and bottom switch of each phase have a complementary relationship and include dead-time to prevent the two switches being turned on together.
If the PWM period and dead-time are known, the duty cycle can be computed by only using three PWM signals for the top switches. For other cases, all PWM signals are required for computing the dead-time.
( )
where x is a, b, or c. Even if design details of the MCU are unknown (e.g. when black box test), the PWM period and dead-time can be obtained with little effort to check the PWM output signals. Therefore, we propose that the use of three PWM signals of the top switches is more appropriate. Under these assumptions, the duty cycle can also be obtained within a half PWM period by use of the simple formula given as Eq. (4).
Encoder pulse generator
The encoder pulse trains are generated by use of the where N is the integer result of m T over n T , and n is the circularly counting value from 0 to N-1.
The extrapolation method produces a discontinuous point at a transient state (when
The interpolation method is free to discontinuous but causes a 1-step time delay. The generated encoder pulse with discontinuous causes drifts of the position information between the real-time processor and the MCU [16] . If these drifts are accumulated in excess of a half cycle of the rotated position, the synchronous drive can break. Although a 1-step delay can be endured, interpolation is recommended for stable operation.
Digital to analog converter
This module outputs the analog signals, which are converted from the current information of the real-time processor in order to be fitted to the current transducer's characteristics. Although the current information can be used as soon as the computation of the real-time processor is completed, the current information must be synchronized with the position information.
FPGA abstraction layer (FAL)
This software layer converts fixed-point signals of the FPGA to floating-point signals of the real-time model, and vice versa. By use of this layer, the offline simulation model can be directly used as the real-time model.
Simulink model
The models dealt with in this paper are implemented under the MATLAB/Simulink environment, which is basically a digital simulation program for nonlinear dynamic systems. Simulink is widely used as one of the de facto standard tools for efficient system level modeling of complex systems including motor drives [17, 18] . These offline models can be used as the real-time model for the proposed HIL simulation. This paper uses a well-known linear PMSM model which is implemented by circuit based modeling toolboxes (SimPowerSystems) in MATLAB /Simulink [18] . The real-time processor (National Instruments (NI) PXI-8106 with 2.16GHz Intel dual core) requires 45μ second in the worst case in order to execute the model. This worst case execution time (WCET) occupies 72 % of a PWM period, 62.5μ second in this paper. According to the test scope and purpose, more complex models included harmonic model or thermal model can be used. However, it is important that the WCET do not exceed a PWM period in the presented HIL system.
Temporal Design and Analysis
Based on the design results of each module this section deals with the interface and integration of modules for the HIL simulation. Fig. 7 shows the general time sequence diagram for integration of the MCU and the HIL simulator. We define the event t as an occurrence at a point in time and the duration, T as the time interval between two events.
The MCU samples at 
In the following subsections, the total response time is calculated according to the system configuration method.
Asynchronous configuration
Each module asynchronously operates with its own fixed-time step. The propagation delay ca T cannot exceed pwm T if the execution time ae T of the real-time processor is kept within pwm T . There is no reason to select eu T such that the sum of eu T and ae T exceeds pwm T . According to the range of these durations, the minimum and maximum response times are calculated as Eqs. (11) and (12) 
According to ca T , ae T , and eu T , the total response time varies in a range from 2 to 4.5 steps. In this configuration, the k-th information can be lost when the k+1-th information is used in the real-time processor before the kth information [19] [20] [21] , because some jitter of each event and duration is unavoidable.
Synchronous configuration
After the information of the precedent phase is valid, the following phase is triggered at fixed timing for synchronization. Two approaches are possible for the synchronization. First one uses a hardware connection for the synchronization in addition to six PWM signals. And the second calculates the synchronization timing from the PWM signals. The second method, which is used in this paper, does not have an additional wire but requires a fast computation and sampling rate in order to avoid jitters The PWM duty capture module, which is implemented by FPGA, calculates the synchronization timing and transfers this event signal to the real-time processor. As soon as the PWM duty cycle is captured and valid, the real-time processor is triggered and activated for execution (i.e. 
If oc T is 0.5 pwm T , r T becomes 3 pwm T . Although the synchronous configuration may occasionally have more delay than the asynchronous configuration, the system has a fixed-step delay, which makes the system more deterministic. If it is assumed that ae T is larger than 0.5 pwm T and oc T consumes 0.5 pwm T , the synchronous configuration has the same delay as the asynchronous configuration with 3-step delay. In addition, all modules are operated in consecutive order without sample rejection in the synchronous configuration. Fig. 8 shows the time sequence for the proposed HIL simulation configuration.
Test Results
Several tests are carried out to validate the HIL simulation environment by comparison with actual experimental and offline simulation results. To perform the offline simulation, a model of the drive system including the MCU is assembled in MATLAB/Simulink. The MCU model takes into account physical implementation of the actual MCU, such as the various sampling rates and fixed point arithmetic.
On the other hand, the real MCU is interfaced to the HIL simulator for the HIL simulation. The vector control algorithm is implemented in a digital signal processor (DSP) 56F8367 manufactured by Freescale Semiconductor Incorporation. The specifications and parameters of the digital controller and 0.5kW PMSM are described in Table 1 .
The first test scenario is that the speed reference increases constantly from 0 to 4000 rpm for two seconds. The second test scenario for both the offline and HIL simulation consists of stepped changes of the speed reference, as 1000, 4000, and 8000 rpm. In order to regulate the motor speed according to the step reference, the speed PI controller outputs the reference of the q-axis current. The reference of the d-axis current is always zero in these cases. And then each for d and q-axis current PI controller outputs the reference voltage of each axis to regulate the motor current. Fig. 11 shows the results of a comparison between the offline simulation and HIL simulation using the asynchronous configuration. At 1000 rpm, two simulation results have similar values of speed, current, and voltage. But the HIL simulation has ripples due to sample rejection. These sample rejections are caused by the tiny difference in the sampling time between the MCU and HIL simulator. The low cost MCU shows limited resolution of the timer module and experiences difficulty to produce precise sampling time. With increasing motor speed, the negative influences become larger and finally the speed regulator loses control at a speed of 8000 rpm, as shown in 
Conclusions
The system configuration of the signal and average value level HIL simulation environment is introduced. Appropriate design approaches of the main components are also proposed. From the results of a temporal analysis, the synchronized system configuration minimizes the time delay equivalent to as the amount of 3-step. By comparing the experimental and offline simulation results, the HIL simulation results are validated. The results show that the synchronous configuration is an appropriate solution for obtaining more accurate simulation results than an asynchronous configuration. For the application of high speed drives, a proper compensation method for the time delay effects is needed. ----------------------------------------------------------------------- 
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